CY7C1148KV18
状态未知
CY7C1150KV18: 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Datasheet
- 手册
- 29 页 · 771 KB
技术文档
1 份文档数据手册
替代料
0 个暂未收录 CY7C1148KV18 的替代料信息。
CY7C1150KV18: 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Datasheet