CY7C1268KV18
状态未知
/CY7C1270KV18, 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
- 手册
- 29 页 · 805 KB
技术文档
1 份文档数据手册
替代料
0 个暂未收录 CY7C1268KV18 的替代料信息。
/CY7C1270KV18, 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)