CY7C1262XV18
状态未知
/CY7C1264XV18, 36-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
- 手册
- 30 页 · 1.2 MB
技术文档
1 份文档数据手册
替代料
0 个暂未收录 CY7C1262XV18 的替代料信息。
/CY7C1264XV18, 36-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)