Skip to main content

MC100EP210S

Active

2.5 V 1:5 Dual Differential LVDS Compatible Clock Driver

Manufacturer: onsemi
Datasheet: 9 pages · 291 KB
Website: www.onsemi.com

Wrong information or a copyright issue? Let us know

Technical Documents

1 document

Datasheet

MC100EP210S - 2.5 V 1:5 Dual Differential LVDS Compatible Clock Driver
9 pages291 KBONSEMI-MC100EP210S.pdf

Alternatives

0 parts

No alternatives listed for MC100EP210S yet.

Where to buy

Prices and stock are set by each distributor

Same Series

MC100EP016A3.3 V ECL 8-Bit Synchronous Binary Up Counter
MC100EP1013.3 V/5 V ECL Quad 4-Input OR/NOR
MC100EP116- 3.3 V/5 V Hex Differential Line Receiver/Driver
MC100EP143.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
MC100EP1403.3V ECL Phase-Frequency Detector
MC100EP1423.3 V/5 V ECL 9-Bit Shift Register
MC100EP16VA3.3 V/5 V ECL Differential Receiver/Driver with High Gain
MC100EP1953.3 V ECL Programmable Delay Chip
MC100EP195B3.3 V ECL Programmable Delay Chip
MC100EP1963.3 V ECL Programmable Delay Chip with FTUNE
MC100EP196B3.3 V ECL Programmable Delay Chip With FTUNE
MC100EP313.3 V/5 V ECL D Flip‐Flop with Set and Reset
MC100EP353.3 V/5 V ECL JK Flip‐Flop
MC100EP403.3V / 5V ECL Differential Phase-Frequency Detector
MC100EP4453.3 V/5 V ECL 8-Bit Serial/Parallel Converter
MC100EP4463.3 V/5 V 8‐Bit CMOS/ECL/TTL Data Input Parallel/Serial Converter
MC100EP583.3 V/5 V ECL 2:1 Multiplexer
MC100EP8093.3 V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable
MC100EP912.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator
MC100EPT213.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

More from onsemi

MC100LVEL013.3 V ECL 4-Input OR/NOR
MC100LVEL053.3 V ECL 2‐Input Differential
MC100LVEL113.3V ECL 1:2 Differential Fanout Buffer
MC100LVEL133.3 V ECL Dual 1:3 Fanout Buffer
MC100LVEL143.3 V ECL 1:5 Clock Distribution Chip
MC100LVEL163.3V ECL Differential Receiver
MC100LVEL173.3 V ECL Quad Differential Receiver
MC100LVEL293.3 V ECL Dual Differential Data and Clock D Flip‐Flop with Set and Reset
MC100LVEL313.3 V ECL D Flip‐Flop with Set and Reset
MC100LVEL323.3 V ECL ÷2 Divider
MC100LVEL333.3 V ECL ÷4 Divider
MC100LVEL343.3 V ECL ÷2, ÷4, ÷8 Clock Generation Chip

Order codes / Aliases

MC100EP210