Skip to main content

MC100LVEL14

Active

3.3 V ECL 1:5 Clock Distribution Chip

Manufacturer: onsemi
Datasheet: 9 pages · 281 KB
Website: www.onsemi.com

Wrong information or a copyright issue? Let us know

Technical Documents

1 document

Datasheet

MC100LVEL14 - 3.3 V ECL 1:5 Clock Distribution Chip
9 pages281 KBONSEMI-MC100LVEL14.pdf

Alternatives

0 parts

No alternatives listed for MC100LVEL14 yet.

Where to buy

Prices and stock are set by each distributor

Same Series

MC100LVEL013.3 V ECL 4-Input OR/NOR
MC100LVEL053.3 V ECL 2‐Input Differential
MC100LVEL113.3V ECL 1:2 Differential Fanout Buffer
MC100LVEL133.3 V ECL Dual 1:3 Fanout Buffer
MC100LVEL163.3V ECL Differential Receiver
MC100LVEL173.3 V ECL Quad Differential Receiver
MC100LVEL293.3 V ECL Dual Differential Data and Clock D Flip‐Flop with Set and Reset
MC100LVEL313.3 V ECL D Flip‐Flop with Set and Reset
MC100LVEL323.3 V ECL ÷2 Divider
MC100LVEL333.3 V ECL ÷4 Divider
MC100LVEL343.3 V ECL ÷2, ÷4, ÷8 Clock Generation Chip
MC100LVEL393.3 V ECL /2/4, /4/6 Clock Generation Chip
MC100LVEL403.3/5 V ECL Differential Phase-Frequency Detector
MC100LVEL513.3 V ECL Differential Clock D Flip-Flop
MC100LVEL90-3.3 V / -5 V Triple ECL Input to LVPECL Output Translator
MC100LVEL913.3 V Triple LVPECL Input to -3.3 V to -5.0 V ECL Output Translator
MC100LVEL925 V Triple PECL Input to LVPECL Output Translator
MC100LVELT203.3 V LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT223.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT233.3 V Dual Differential LVPECL/LVDS to LVTTL Translator

More from onsemi

MC10EL015 V ECL 4‐Input OR/NOR
MC10EL045 V ECL 2‐Input AND/NAND
MC10EL055 V ECL 2‐Input Differential
MC10EL115.0 V ECL 1:2 Differential Fanout Buffer
MC10EL155 V ECL 1:4 Clock Distribution Chip
MC10EL165.0 V ECL Differential Receiver
MC10EL315 V ECL D Flip‐Flop with Set and Reset
MC10EL325 V ECL ÷2 Divider
MC10EL335 V ECL ÷4 Divider
MC10EL345 V ECL 2, 4, 8 Clock Generation Chip
MC10EL515 V ECL Differential Clock D Flip‐Flop
MC10EL525 V ECL Differential Data and Clock D Flip‐Flop