Skip to main content

CY7C1351G

Unknown

4-Mbit (128 K × 36) Flow-through SRAM with NoBL Architecture Datasheet

Manufacturer: Infineon
Datasheet: 24 pages · 550 KB
Website: www.infineon.com

Wrong information or a copyright issue? Let us know

Technical Documents

1 document

Datasheet

CY7C1351G: 4-Mbit (128 K × 36) Flow-through SRAM with NoBL Architecture Datasheet
24 pages550 KB BookmarkedINFINEON-CY7C1351G.pdf

Alternatives

0 parts

No alternatives listed for CY7C1351G yet.

Where to buy

Prices and stock are set by each distributor

Same Series

CY7C1010DV33-10VXICY7C1010DV33, 2-Mbit (256 K × 8) Static RAM
CY7C1011DV332-Mbit (128 K × 16) Static RAM
CY7C1011GAutomotive, 2-Mbit (128K words × 16-bit) Static RAM with Error-Correcting Code (ECC)
CY7C1018DV33/CY7C1019DV33, 1-Mbit (128 K × 8) Static RAM
CY7C1019D1-Mbit (128 K × 8) Static RAM
CY7C1019DV33-10VXMCY7C1019DV33, Military 1-Mb (128K × 8) Static RAM
CY7C1020CV26512-Kbit (32 K × 16) Static RAM Datasheet
CY7C1020CV33-15ZSXECY7C1020CV33, 512 K (32 K × 16) Static RAM
CY7C1020D512-Kbit (32 K × 16) Static RAM
CY7C1020DV33
CY7C10212CV331-Mbit (64 K × 16) Static RAM
CY7C1021BN1-Mbit (64 K X 16) Static RAM
CY7C1021CV26-15ZSXETCY7C1021CV26, 1-Mbit (64 K × 16) Static RAM
CY7C1021CV33-12ZSXETCY7C1021CV33, 1-Mbit (64 K × 16) Static RAM
CY7C1021D-10VXICY7C1021D, 1-Mbit (64K x 16) Static RAM
CY7C1021DV331-Mbit (64 K × 16) Static RAM
CY7C1024DV33-10BGXICY7C1024DV33, 3-Mbit (128K X 24) Static RAM
CY7C1034DV33-10BGXICY7C1034DV33 6-Mbit (256K X 24) Static RAM
CY7C1041GAutomotive, 4-Mbit (256K words × 16-bit) Static RAM with Error-Correcting Code (ECC)
CY7C1041GN4-Mbit (256K words × 16 bit) Static RAM

More from Infineon

CY7C2163KV18/CY7C2165KV18, 18 MBIT QDR II+ SRAM FOUR WORD BURST ARCHITECTURE (2.5 CYCLE READ LATENCY) WITH ODT
CY7C2168KV18CY7C2170KV18: 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2245KV18-450BZXICY7C2245KV18, 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
CY7C2262XV18-366BZXCCY7C2262XV18/CY7C2264XV18, 36-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2263KV18/CY7C2265KV18, 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2263XV18CY7C2265XV18: 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Datasheet
CY7C2268KV18CY7C2270KV18: 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2268XV18CY7C2270XV18: 36-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25422KV1872-Mbit QDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
CY7C25442KV18-333BZICY88155, Spread Spectrum Clock Generator
CY7C2562XV18/CY7C2564XV18, 72-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25632KV18/CY7C25652KV18, 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT

Order codes / Aliases

CY7C1351