Skip to main content

CY7C2263KV18

Unknown

/CY7C2265KV18, 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT

Manufacturer: Infineon
Datasheet: 32 pages · 904 KB
Website: www.infineon.com

Wrong information or a copyright issue? Let us know

Technical Documents

1 document

Datasheet

CY7C2263KV18/CY7C2265KV18, 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
32 pages904 KB BookmarkedINFINEON-CY7C2263KV18.pdf

Alternatives

0 parts

No alternatives listed for CY7C2263KV18 yet.

Where to buy

Prices and stock are set by each distributor

Same Series

CY7C2263XV18CY7C2265XV18: 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Datasheet

More from Infineon

CY7C2268KV18CY7C2270KV18: 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2268XV18CY7C2270XV18: 36-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25422KV1872-Mbit QDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
CY7C25442KV18-333BZICY88155, Spread Spectrum Clock Generator
CY7C2562XV18/CY7C2564XV18, 72-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25632KV18/CY7C25652KV18, 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2563XV18/CY7C2565XV18, 72-Mbit QDR® II+ Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25682KV18/CY7C25702KV18, 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2568XV18CY7C2570XV18 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Datasheet
CY7C2642KV18-333BZXCCY7C2642KV18/CY7C2644KV18, 144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
CY7C2663KV18/CY7C2665KV18, 144-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2670KV18144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT