[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:CD74ACT74":3},{"part":4,"mfr":13,"docs":19,"aliases":44,"alts":45,"breadcrumbs":46,"related":47,"more_from_mfr":106},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},53486,"CD74ACT74",null,"active","CDx4ACT74 Dual Positive-Edge-Triggered D-type Flip-flops with Clear and Preset datasheet (Rev. A)",[],[],"2026-10-11T07:19:46.382Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,27,36],{"id":5,"filename":21,"title":9,"pages":22,"size_bytes":23,"lang":7,"doc_version":7,"published_at":7,"role":24,"outline_count":25,"thumb":26},"TI-CD74ACT74.pdf",22,1304146,"datasheet",33,"\u002Fthumbs\u002F07\u002F98\u002F07987aa744f82b262efc9e4f799bbaab0925fca2659cf41c4ab9113aef656740.jpg",{"id":28,"filename":29,"title":30,"pages":31,"size_bytes":32,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":34,"thumb":35},89616,"scha005b.pdf","Power-Up Behavior of Clocked Devices (Rev. B)",4,223663,"appnote",8,"\u002Fthumbs\u002F37\u002F99\u002F3799e3efb55ffe78abf559b415f582b8cfc03e010f270d3d40de26ccdf57952f.jpg",{"id":37,"filename":38,"title":39,"pages":40,"size_bytes":41,"lang":7,"doc_version":7,"published_at":7,"role":42,"outline_count":40,"thumb":43},98624,"sceu014b.pdf","14-24-Logic-EVM User's Guide (Rev. B)",13,808184,"user_manual","\u002Fthumbs\u002Fa0\u002F07\u002Fa0076856d23807db5a680ad8a737ba67534ff2b90a080c5a4e271ca6a4c88d38.jpg",[],[],[],[48,51,54,57,60,63,65,68,71,74,77,80,82,85,88,91,94,97,100,103],{"pn_display":49,"pn_norm":49,"package":7,"summary":50},"CD74AC00","CDx4AC00 Quadruple 2-Input Positive-nand Gates datasheet (Rev. D)",{"pn_display":52,"pn_norm":52,"package":7,"summary":53},"CD74AC02","CDx4AC02 Quadruple 2-Input Positive-NOR Gates datasheet (Rev. E)",{"pn_display":55,"pn_norm":55,"package":7,"summary":56},"CD74AC04","CDx4AC04 Hex Inverters datasheet (Rev. E)",{"pn_display":58,"pn_norm":58,"package":7,"summary":59},"CD74AC05","CDx4AC05 Hex Inverters With Open-Drain Outputs datasheet (Rev. E)",{"pn_display":61,"pn_norm":61,"package":7,"summary":62},"CD74AC08","CDx4AC08 Quadruple 2-Input Positive-and Gates datasheet (Rev. D)",{"pn_display":64,"pn_norm":64,"package":7,"summary":24},"CD74AC10",{"pn_display":66,"pn_norm":66,"package":7,"summary":67},"CD74AC109","CDx4AC109 Dual J- K Positive-Edge-Triggered Flip-flops with Clear and Preset datasheet (Rev. A)",{"pn_display":69,"pn_norm":69,"package":7,"summary":70},"CD74AC112","CD54AC112, CD74AC112 datasheet",{"pn_display":72,"pn_norm":72,"package":7,"summary":73},"CD74AC138","CDx4AC138 3-Line to 8-Line Decoders\u002FDemultiplexers datasheet (Rev. C)",{"pn_display":75,"pn_norm":75,"package":7,"summary":76},"CD74AC139","CD54AC139, CD74AC139 datasheet",{"pn_display":78,"pn_norm":78,"package":7,"summary":79},"CD74AC14","Hex Schmitt-Trigger Inverter datasheet (Rev. E)",{"pn_display":81,"pn_norm":81,"package":7,"summary":24},"CD74AC158",{"pn_display":83,"pn_norm":83,"package":7,"summary":84},"CD74AC161","CDx4AC161 4-Bit Synchronous Binary Counters datasheet (Rev. D)",{"pn_display":86,"pn_norm":86,"package":7,"summary":87},"CD74AC163","CD54AC163, CD74AC163 datasheet (Rev. B)",{"pn_display":89,"pn_norm":89,"package":7,"summary":90},"CD74AC174","Hex D-type Flip-Flop with Clear datasheet (Rev. C)",{"pn_display":92,"pn_norm":92,"package":7,"summary":93},"CD74AC175","Quadruple D-type Flip-Flop with Clear datasheet (Rev. A)",{"pn_display":95,"pn_norm":95,"package":7,"summary":96},"CD74AC20","datasheet (Rev. B)",{"pn_display":98,"pn_norm":98,"package":7,"summary":99},"CD74AC238","3-Line to 8-Line Decoder\u002FDemultiplexer datasheet (Rev. B)",{"pn_display":101,"pn_norm":101,"package":7,"summary":102},"CD74AC32","CDx4AC32 Quadruple 2-Input Positive-or Gates datasheet (Rev. A)",{"pn_display":104,"pn_norm":104,"package":7,"summary":105},"CD74AC74","CDx4AC74 Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear And Preset datasheet (Rev. E)",[107,110,113,116,119,122,125,128,131,134,136,139],{"pn_display":108,"pn_norm":108,"summary":109},"TPS5430","5.5V 至 36V 输入、3A、500kHz 降压转换器",{"pn_display":111,"pn_norm":111,"summary":112},"TPS5430DDAR","5.5V 至 36V 输入、3A、500kHz 降压转换器（卷带）",{"pn_display":114,"pn_norm":114,"summary":115},"TPS5431","5.5V 至 23V 输入、3A、500kHz 降压转换器",{"pn_display":117,"pn_norm":117,"summary":118},"TLV9064","10MHz 低噪声 RRIO 四路运算放大器",{"pn_display":120,"pn_norm":120,"summary":121},"TLV9062","10MHz 低噪声 RRIO 双路运算放大器",{"pn_display":123,"pn_norm":123,"summary":124},"LM317","1.25V 至 37V 可调、1.5A 三端线性稳压器",{"pn_display":126,"pn_norm":126,"summary":127},"SN65HVD75","3.3V 半双工 RS-485 收发器 20Mbps",{"pn_display":129,"pn_norm":129,"summary":130},"SN65HVD72","3.3V 半双工 RS-485 收发器",{"pn_display":132,"pn_norm":132,"summary":133},"TLV9061","10MHz 低噪声 RRIO 单路运算放大器",{"pn_display":135,"pn_norm":135,"summary":7},"XTR111",{"pn_display":137,"pn_norm":137,"summary":138},"CC1101","Low-Power Sub-1 GHz RF Transceiver datasheet (Rev. I)",{"pn_display":140,"pn_norm":140,"summary":141},"TPS53820","Integrated Step-Down Converter with SVID Interface for Intel® CPU Power Supply datasheet"]