[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:ADS6445":3},{"part":4,"mfr":13,"docs":19,"aliases":81,"alts":82,"breadcrumbs":83,"related":84,"more_from_mfr":146},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},72454,"ADS6445",null,"active","QUAD CHANNEL, 14-BIT, 125\u002F105\u002F80\u002F65 MSPS ADC WITH SERIAL LVDS OUTPUTS datasheet (Rev. B)",[],[],"2026-10-13T06:50:10.019Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,27,36,44,51,59,66,73],{"id":5,"filename":21,"title":9,"pages":22,"size_bytes":23,"lang":7,"doc_version":7,"published_at":7,"role":24,"outline_count":25,"thumb":26},"TI-ADS6445.pdf",81,3824341,"datasheet",68,"\u002Fthumbs\u002F24\u002Feb\u002F24ebd34353014618b5d9d0a75f81365e6702b90e4605f726e6f330d2a8311715.jpg",{"id":28,"filename":29,"title":30,"pages":31,"size_bytes":32,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":34,"thumb":35},89406,"scaa091.pdf","Phase Noise Performance and Jitter Cleaning Ability of CDCE72010",28,2315527,"appnote",12,"\u002Fthumbs\u002Fed\u002Fb1\u002Fedb160df3c18be4bd1b605c12f765cf2ae703a8f5fcc8e93bc03c88b9a0ca53f.jpg",{"id":37,"filename":38,"title":39,"pages":40,"size_bytes":41,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":42,"thumb":43},89407,"scaa092.pdf","CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters",17,434888,10,"\u002Fthumbs\u002Fec\u002F56\u002Fec5665a50bf34618a0330be87a67a967d315255085b810b701ef00031de8ff87.jpg",{"id":45,"filename":46,"title":47,"pages":48,"size_bytes":49,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":48,"thumb":50},90241,"slaa407.pdf","Smart Selection of ADC\u002FDAC Enables Better Design of Software-Defined Radio",13,385245,"\u002Fthumbs\u002F10\u002Fb0\u002F10b09be888d00b278ad71b68cbd5042f0fb7184924aef37f77a6c52ef1cfc7b6.jpg",{"id":52,"filename":53,"title":54,"pages":55,"size_bytes":56,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":57,"thumb":58},90246,"slaa416a.pdf","Driving High Speed A\u002FD Converters",23,335655,16,"\u002Fthumbs\u002Fee\u002Fe5\u002Feee5808b4137c137174ad1acd74f37a4c688c852a7cf8f437c7d85a997047a25.jpg",{"id":60,"filename":61,"title":62,"pages":42,"size_bytes":63,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":64,"thumb":65},90357,"slaa592a.pdf","Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Data Interface with FPGA (Rev. A)",2024775,15,"\u002Fthumbs\u002Fae\u002F5f\u002Fae5fd4f18b3e0ee886be1f0dc2911f34024fd1711438a95730efcf1eae180890.jpg",{"id":67,"filename":68,"title":69,"pages":34,"size_bytes":70,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":71,"thumb":72},90359,"slaa594a.pdf","Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)",1246733,22,"\u002Fthumbs\u002Ff7\u002F84\u002Ff78484f688181da468a60edd50d22bb3163dead05da212ba9b0ab33c4963061f.jpg",{"id":74,"filename":75,"title":76,"pages":77,"size_bytes":78,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":79,"thumb":80},91313,"sloa122.pdf","QFN Layout Guidelines",7,1310197,9,"\u002Fthumbs\u002Fd2\u002F7f\u002Fd27fe0e8a6ecae76a6145808a7f4b8e1aa9547f763041042a074591540a3cd95.jpg",[],[],[],[85,88,91,94,97,100,103,106,109,112,115,118,121,124,127,130,133,136,139,142],{"pn_display":86,"pn_norm":86,"package":7,"summary":87},"ADS6125","12-BITS, 125\u002F105\u002F80\u002F65 MSPS ADC WITH DDR LVDS and CMOS OUTPUTS datasheet (Rev. A)",{"pn_display":89,"pn_norm":89,"package":7,"summary":90},"ADS6145","14-BITS, 125\u002F105\u002F80\u002F65 MSPS ADC WITH DDR LVDS\u002FCMOS OUTPUTS datasheet (Rev. B)",{"pn_display":92,"pn_norm":92,"package":7,"summary":93},"ADS6149","14\u002F12 Bit, 250\u002F210 MSPS ADC with DDR LVDS and Parallel CMOS Outputs datasheet (Rev. B)",{"pn_display":95,"pn_norm":95,"package":7,"summary":96},"ADS61B23","12Bits 80MSPS ADC with Buffered Analog Inputs datasheet",{"pn_display":98,"pn_norm":98,"package":7,"summary":99},"ADS61B49","ADS61Bx9 14-\u002F12-Bit, 250MSPS ADCs With Integrated Analog Buffer datasheet (Rev. C)",{"pn_display":101,"pn_norm":101,"package":7,"summary":102},"ADS61JB23","12-Bit Input-Buffered 80 MSPS ADC with JESD204A Output Interface datasheet",{"pn_display":104,"pn_norm":104,"package":7,"summary":105},"ADS61JB46","14-Bit, Input-Buffered, 160-MSPS, Analog-to-Digital Converter with JESD204A Outp datasheet (Rev. B)",{"pn_display":107,"pn_norm":107,"package":7,"summary":108},"ADS6225","Dual Channel 12bit, 125\u002F105\u002F80 MSPS ADC with Serial LVDS Interface datasheet (Rev. B)",{"pn_display":110,"pn_norm":110,"package":7,"summary":111},"ADS6245","Dual Channel 14bit, 125\u002F105\u002F80 MSPS ADC with Serial LVDS Interface datasheet (Rev. B)",{"pn_display":113,"pn_norm":113,"package":7,"summary":114},"ADS62C15","Dual Channel 11-Bits, 125MSPS ADC With Parallel CMOS\u002FDDR LVDS Outputs datasheet (Rev. E)",{"pn_display":116,"pn_norm":116,"package":7,"summary":117},"ADS62C17","Dual Channel 11 Bit, 200 MSPS ADC with SNRBoost datasheet (Rev. A)",{"pn_display":119,"pn_norm":119,"package":7,"summary":120},"ADS62P15","Dual Channel 11-Bits 125-MSPS ADC w\u002Fparallel CMOS \u002F DDR LVDS Outputs datasheet (Rev. C)",{"pn_display":122,"pn_norm":122,"package":7,"summary":123},"ADS62P19","Dual-Channel, 11-Bit, 250-MSPS ADC With DDR LVDS and Parallel CMOS Outputs datasheet",{"pn_display":125,"pn_norm":125,"package":7,"summary":126},"ADS62P25","Dual Channel, 12Bit, 125\u002F105\u002F80\u002F65 MSPS ADC with DDR LVDS\u002FCMOS Outputs datasheet (Rev. C)",{"pn_display":128,"pn_norm":128,"package":7,"summary":129},"ADS62P45","DUAL CHANNEL 14-BITS 125\u002F105\u002F80\u002F65 MSPS ADC WITH DDR LVDS\u002FCMOS OUTPUTS datasheet (Rev. C)",{"pn_display":131,"pn_norm":131,"package":7,"summary":132},"ADS62P49","Dual Channel 14-\u002F12-Bit, 250\u002F210 MSPS ADC with DDR LVDS & Parallel CMOS Outputs datasheet (Rev. B)",{"pn_display":134,"pn_norm":134,"package":7,"summary":135},"ADS62PF49","Dual-Channel, 250-MSPS Feedback Receiver IC datasheet",{"pn_display":137,"pn_norm":137,"package":7,"summary":138},"ADS6424","QUAD CHANNEL, 12-BIT, 105\u002F80 MSPS ADC WITH SERIAL LVDS INTERFACE datasheet (Rev. B)",{"pn_display":140,"pn_norm":140,"package":7,"summary":141},"ADS6425","Quad Channel 12-Bit 125-MSPS ADC W\u002FSerial LVDS Interface datasheet (Rev. B)",{"pn_display":143,"pn_norm":144,"package":7,"summary":145},"ADS6445-EP","ADS6445EP","QUAD CHANNEL, 14 BIT, 125\u002F105 MSPS ADC WITH SERIAL LVDS OUTPUTS datasheet (Rev. C)",[147,150,153,156,159,162,165,168,171,174,176,179],{"pn_display":148,"pn_norm":148,"summary":149},"TPS5430","5.5V 至 36V 输入、3A、500kHz 降压转换器",{"pn_display":151,"pn_norm":151,"summary":152},"TPS5430DDAR","5.5V 至 36V 输入、3A、500kHz 降压转换器（卷带）",{"pn_display":154,"pn_norm":154,"summary":155},"TPS5431","5.5V 至 23V 输入、3A、500kHz 降压转换器",{"pn_display":157,"pn_norm":157,"summary":158},"TLV9064","10MHz 低噪声 RRIO 四路运算放大器",{"pn_display":160,"pn_norm":160,"summary":161},"TLV9062","10MHz 低噪声 RRIO 双路运算放大器",{"pn_display":163,"pn_norm":163,"summary":164},"LM317","1.25V 至 37V 可调、1.5A 三端线性稳压器",{"pn_display":166,"pn_norm":166,"summary":167},"SN65HVD75","3.3V 半双工 RS-485 收发器 20Mbps",{"pn_display":169,"pn_norm":169,"summary":170},"SN65HVD72","3.3V 半双工 RS-485 收发器",{"pn_display":172,"pn_norm":172,"summary":173},"TLV9061","10MHz 低噪声 RRIO 单路运算放大器",{"pn_display":175,"pn_norm":175,"summary":7},"XTR111",{"pn_display":177,"pn_norm":177,"summary":178},"TPS53820","Integrated Step-Down Converter with SVID Interface for Intel® CPU Power Supply datasheet",{"pn_display":180,"pn_norm":180,"summary":181},"TPS53830","Integrated Step-Down Digital Converter for DDR5 On-DIMM Power Supply datasheet"]