[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:st:STIPN1M50H":3},{"part":4,"mfr":17,"docs":23,"aliases":31,"alts":35,"breadcrumbs":36,"related":42,"more_from_mfr":46},{"id":5,"pn":6,"pn_norm":7,"series":8,"package":8,"lifecycle":9,"summary":10,"params":11,"features":12,"pins":8,"updated_at":13,"category_name":14,"category_name_en":15,"category_path":16},3959,"STIPN1M50-H","STIPN1M50H",null,"active","SLLIMM-nano IPM, 3-phase inverter, 1 A, 3.6 Ohm max., 500 V MOSFET",[],[],"2026-10-10T13:01:01.608Z","逻辑门 \u002F 触发器","Logic Gates \u002F Flip-Flops","logic.gate",{"slug":18,"name_en":19,"name_cn":20,"website":21,"is_domestic":22},"st","STMicroelectronics","意法半导体","https:\u002F\u002Fwww.st.com",false,[24],{"id":5,"filename":25,"title":26,"pages":27,"size_bytes":28,"lang":8,"doc_version":8,"published_at":8,"role":29,"outline_count":27,"thumb":30},"ST-STIPN1M50H.pdf","Datasheet - STIPN1M50-H - SLLIMM-nano IPM, 3-phase inverter, 1 A, 3.6 Ohm max., 500 V MOSFET",21,1008481,"datasheet","\u002Fthumbs\u002F84\u002Fad\u002F84ad6987a63999ed35df5bb41f4fbca43c839219382c79a5e6e64359938b558b.jpg",[32],{"alias_norm":33,"kind":34},"STIPN1M50","base",[],[37,41],{"name":38,"name_en":39,"path":40},"逻辑 \u002F 模拟开关","Logic \u002F Analog Switches","logic",{"name":14,"name_en":15,"path":16},[43],{"pn_display":44,"pn_norm":45,"package":8,"summary":10},"STIPN1M50T-H","STIPN1M50TH",[47,50,53,56,59,62,65,68,71,74,77,80],{"pn_display":48,"pn_norm":48,"summary":49},"74LCX00","Low-voltage CMOS quad dual input NAND gate with 5 V tolerant inputs",{"pn_display":51,"pn_norm":51,"summary":52},"54VCXH162374","Rad hard low voltage CMOS 16-bit d-type latch (3-state)",{"pn_display":54,"pn_norm":54,"summary":55},"54VCXH162373","Rad hard low voltage CMOS 16-bit D-type latch (3-state)",{"pn_display":57,"pn_norm":57,"summary":58},"74LVX20","Low voltage CMOS dual 4-input NAND gate with 5 V tolerant inputs",{"pn_display":60,"pn_norm":60,"summary":61},"74ALVCH16374","Low voltage CMOS 16-bit D-type flip-flop (3-state) with 3.6V tolerant inputs and outputs",{"pn_display":63,"pn_norm":63,"summary":64},"74LCX02","Low voltage CMOS quad 2-input NOR gate with 5 V tolerant inputs",{"pn_display":66,"pn_norm":66,"summary":67},"74LCX04","Low voltage CMOS hex inverter with 5 V tolerant inputs",{"pn_display":69,"pn_norm":69,"summary":70},"74LCX138","Low voltage CMOS 3 to 8 line decoder (inverter) with 5 V tolerant inputs",{"pn_display":72,"pn_norm":72,"summary":73},"74LCX14","Low voltage CMOS hex Schmitt inverter with 5 V tolerant inputs",{"pn_display":75,"pn_norm":75,"summary":76},"74LCX32","Low voltage CMOS 2-input OR gate with 5 V tolerant inputs",{"pn_display":78,"pn_norm":78,"summary":79},"74LCX373","Octal D-type latch non-inverting (3-state) with 5V tolerant inputs and outputs",{"pn_display":81,"pn_norm":81,"summary":82},"74LCX374","Octal D-type flip flop non-inverting (3-state) with 5V tolerant inputs and outputs"]