[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:nxp:P3S0210BQ":3},{"part":4,"mfr":19,"docs":25,"aliases":34,"alts":43,"breadcrumbs":44,"related":50,"more_from_mfr":54},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":14,"pins":7,"updated_at":15,"category_name":16,"category_name_en":17,"category_path":18},14380,"P3S0210BQ",null,"active","Dual bidirectional I3C-bus, 1:2 and 2:1 switch, and voltage data sheet",[11],[12,13],"工作温度","-40 ~ 125 °C",[],"2026-10-10T13:01:01.608Z","电平转换 \u002F 缓冲","Level Translators \u002F Buffers","logic.level",{"slug":20,"name_en":21,"name_cn":22,"website":23,"is_domestic":24},"nxp","NXP","恩智浦","https:\u002F\u002Fwww.nxp.com",false,[26],{"id":5,"filename":27,"title":28,"pages":29,"size_bytes":30,"lang":7,"doc_version":7,"published_at":7,"role":31,"outline_count":32,"thumb":33},"NXP-P3S0210BQ.pdf","P3S0210BQ - Dual bidirectional I3C-bus, 1:2 and 2:1 switch, and voltage data sheet",23,367430,"datasheet",27,"\u002Fthumbs\u002F16\u002Fc7\u002F16c7d3470c114fa366e7ddfe98c13d742ff7461ade4a24c4de0c1d9917c8d013.jpg",[35,38,40],{"alias_norm":36,"kind":37},"P3S0210","base",{"alias_norm":39,"kind":37},"P3S0210B",{"alias_norm":41,"kind":42},"P3S0210BQAZ","order",[],[45,49],{"name":46,"name_en":47,"path":48},"逻辑 \u002F 模拟开关","Logic \u002F Analog Switches","logic",{"name":16,"name_en":17,"path":18},[51],{"pn_display":52,"pn_norm":52,"package":7,"summary":53},"P3S0200","I3C switch with hardware select and enable",[55,58,61,63,66,69,72,75,78,81,84,86],{"pn_display":56,"pn_norm":56,"summary":57},"PCK2002P","533 MHz PCI-X clock buffer",{"pn_display":59,"pn_norm":59,"summary":60},"GTL2002","2-bit bidirectional low voltage translator",{"pn_display":62,"pn_norm":62,"summary":57},"PCK2002PL",{"pn_display":64,"pn_norm":64,"summary":65},"SSTUB32868","1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications",{"pn_display":67,"pn_norm":67,"summary":68},"SSTUG32866","1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications",{"pn_display":70,"pn_norm":70,"summary":71},"GTL2003","8-bit bidirectional low voltage translator",{"pn_display":73,"pn_norm":73,"summary":74},"GTL2010","10-bit bidirectional low voltage translator",{"pn_display":76,"pn_norm":76,"summary":77},"GTL2034","4-bit GTL to GTL buffer",{"pn_display":79,"pn_norm":79,"summary":80},"MC3356","Technical Data Sheet",{"pn_display":82,"pn_norm":82,"summary":83},"NTB0101","Q100 Dual supply translating transceiver; auto direction sensing; 3-state",{"pn_display":85,"pn_norm":85,"summary":83},"NTB0104",{"pn_display":87,"pn_norm":87,"summary":88},"NTS0101","Dual supply translating transceiver; open drain; auto direction sensing"]