[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:SN74UVP1G04":3},{"part":4,"mfr":13,"docs":19,"aliases":45,"alts":46,"breadcrumbs":47,"related":48,"more_from_mfr":88},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},60358,"SN74UVP1G04",null,"active","Low-Power Single Inverter Gate datasheet",[],[],"2026-10-11T08:16:30.430Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,29,38],{"id":5,"filename":21,"title":22,"pages":23,"size_bytes":24,"lang":7,"doc_version":7,"published_at":7,"role":25,"outline_count":26,"thumb":27,"match":28},"TI-SN74UVP1G04.pdf","SN74UVP1G04 Low-Power Single Inverter Gate datasheet",44,2770435,"datasheet",38,"\u002Fthumbs\u002F1b\u002F7a\u002F1b7af3b781a45c527ec7e69f4fd35a57c89fa53bc24f62ad151c8cdcaabf9a10.jpg","part",{"id":30,"filename":31,"title":32,"pages":33,"size_bytes":34,"lang":7,"doc_version":7,"published_at":7,"role":35,"outline_count":36,"thumb":37,"match":7},98626,"sceu017.pdf","5-8-Logic-EVM User's Guide",7,10423090,"user_manual",9,"\u002Fthumbs\u002Fe4\u002F1b\u002Fe41b9cf88555ea07550b1497c6847842ede0a25f2036019997a5a657ffb24193.jpg",{"id":39,"filename":40,"title":41,"pages":33,"size_bytes":42,"lang":7,"doc_version":7,"published_at":7,"role":35,"outline_count":43,"thumb":44,"match":7},98632,"sceu024.pdf","5-8-NL-LOGIC-EVM User's Guide",862675,10,"\u002Fthumbs\u002Ffe\u002Fab\u002Ffeabeecf30942e4282b06f140a45947cb22ade641db960845e8c21676bac70ea.jpg",[],[],[],[49,52,55,58,61,64,67,70,73,76,79,82,85],{"pn_display":50,"pn_norm":51,"package":7,"summary":9},"SN74UVP1G04-Q1","SN74UVP1G04Q1",{"pn_display":53,"pn_norm":53,"package":7,"summary":54},"SN74UVP1G06","Low-Power Single Inverter With Open-Drain Outputs datasheet",{"pn_display":56,"pn_norm":57,"package":7,"summary":54},"SN74UVP1G06-Q1","SN74UVP1G06Q1",{"pn_display":59,"pn_norm":59,"package":7,"summary":60},"SN74UVP1G07","Low-Power Single Buffer\u002FDriver With Open-Drain Outputs datasheet",{"pn_display":62,"pn_norm":63,"package":7,"summary":60},"SN74UVP1G07-Q1","SN74UVP1G07Q1",{"pn_display":65,"pn_norm":65,"package":7,"summary":66},"SN74UVP1G14","Low-Power Single Schmitt-Trigger Inverter datasheet",{"pn_display":68,"pn_norm":69,"package":7,"summary":66},"SN74UVP1G14-Q1","SN74UVP1G14Q1",{"pn_display":71,"pn_norm":71,"package":7,"summary":72},"SN74UVP1G16","Inverting Buffer with Schmitt-Trigger Input and Open-Drain Output datasheet",{"pn_display":74,"pn_norm":75,"package":7,"summary":72},"SN74UVP1G16-Q1","SN74UVP1G16Q1",{"pn_display":77,"pn_norm":77,"package":7,"summary":78},"SN74UVP1G17","Low-Power Single Schmitt-Trigger Buffer datasheet",{"pn_display":80,"pn_norm":81,"package":7,"summary":78},"SN74UVP1G17-Q1","SN74UVP1G17Q1",{"pn_display":83,"pn_norm":83,"package":7,"summary":84},"SN74UVP1G37","Single Buffer\u002FDriver With Schmitt-Trigger Input and Open-Drain Output datasheet",{"pn_display":86,"pn_norm":87,"package":7,"summary":84},"SN74UVP1G37-Q1","SN74UVP1G37Q1",[89,92,96,99,103,106,109,112,116,119,122,125],{"pn_display":90,"pn_norm":90,"summary":91},"SN74V245","SN74V215, SN74V225, SN74V235, SN74V245 datasheet (Rev. E)",{"pn_display":93,"pn_norm":94,"summary":95},"SN74V245-EP","SN74V245EP","4096 × 18 DSP-SYNC(TM) FIRST-IN, FIRST-OUT MEMORY datasheet (Rev. A)",{"pn_display":97,"pn_norm":97,"summary":98},"SN74V293","SN74V263, SN74V273, SN74V283, SN74V293 datasheet (Rev. D)",{"pn_display":100,"pn_norm":101,"summary":102},"SN74V293-EP","SN74V293EP","SN74V263-EP, SN74V273-EP, SN74V283-EP, SN74V293-EP datasheet (Rev. A)",{"pn_display":104,"pn_norm":104,"summary":105},"SN74V3690","1024x36, 2048x36, 4096x36, 8192x36, 16384x36, 32768x36 3.3-V CMOS FIFO Memories datasheet (Rev. A)",{"pn_display":107,"pn_norm":107,"summary":108},"SN74VMEH22501","datasheet (Rev. F)",{"pn_display":110,"pn_norm":110,"summary":111},"SN74VMEH22501A","8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTL datasheet (Rev. A)",{"pn_display":113,"pn_norm":114,"summary":115},"SN74VMEH22501A-EP","SN74VMEH22501AEP","8-Bit Universal Bus Transceiver and Two 1-Bit Bus Transceivers With Split LVTTL Port, Feedback Path, and 3-State Outputs datasheet (Rev. A)",{"pn_display":117,"pn_norm":117,"summary":118},"SN75108A","Dual Line Receivers datasheet (Rev. D)",{"pn_display":120,"pn_norm":120,"summary":121},"SN75112","SN55110A, SN75110A, SN75112 datasheet (Rev. G)",{"pn_display":123,"pn_norm":123,"summary":124},"SN75113","Dual Differential Line Drivers datasheet (Rev. C)",{"pn_display":126,"pn_norm":126,"summary":124},"SN75114"]