[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:SN74LS164":3},{"part":4,"mfr":13,"docs":19,"aliases":44,"alts":45,"breadcrumbs":46,"related":47,"more_from_mfr":108},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},59630,"SN74LS164",null,"active","8-Bit Parallel-Out Serial Shift Registers datasheet",[],[],"2026-10-11T08:11:47.517Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,27,36],{"id":5,"filename":21,"title":9,"pages":22,"size_bytes":23,"lang":7,"doc_version":7,"published_at":7,"role":24,"outline_count":25,"thumb":26},"TI-SN74LS164.pdf",25,1444696,"datasheet",0,"\u002Fthumbs\u002F55\u002Fd7\u002F55d7259a296728e63da468b9ea8688e1044fb2fe2f4d44e166c7f3f7430a0bb7.jpg",{"id":28,"filename":29,"title":30,"pages":31,"size_bytes":32,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":34,"thumb":35},89616,"scha005b.pdf","Power-Up Behavior of Clocked Devices (Rev. B)",4,223663,"appnote",8,"\u002Fthumbs\u002F37\u002F99\u002F3799e3efb55ffe78abf559b415f582b8cfc03e010f270d3d40de26ccdf57952f.jpg",{"id":37,"filename":38,"title":39,"pages":40,"size_bytes":41,"lang":7,"doc_version":7,"published_at":7,"role":42,"outline_count":40,"thumb":43},98624,"sceu014b.pdf","14-24-Logic-EVM User's Guide (Rev. B)",13,808184,"user_manual","\u002Fthumbs\u002Fa0\u002F07\u002Fa0076856d23807db5a680ad8a737ba67534ff2b90a080c5a4e271ca6a4c88d38.jpg",[],[],[],[48,51,54,57,60,63,66,69,72,75,78,81,84,87,90,93,96,99,102,105],{"pn_display":49,"pn_norm":49,"package":7,"summary":50},"SN74LS03","Quadruple 2-Input Positive-NAND Gates With Open-Collector Output datasheet",{"pn_display":52,"pn_norm":52,"package":7,"summary":53},"SN74LS06","SNx4LS06 Hex Inverter Buffers and Drivers With Open-Collector High-Voltage Outputs datasheet (Rev. F)",{"pn_display":55,"pn_norm":55,"package":7,"summary":56},"SN74LS07","Hex Buffers and Drivers With Open-Collector High-Voltage Outputs datasheet (Rev. D)",{"pn_display":58,"pn_norm":58,"package":7,"summary":59},"SN74LS107A","Dual J-K Flip-Flops With Clear datasheet",{"pn_display":61,"pn_norm":61,"package":7,"summary":62},"SN74LS109A","Dual J-K Positive-Edge-Triggered Flip-Flops With Preset And Clear datasheet",{"pn_display":64,"pn_norm":64,"package":7,"summary":65},"SN74LS11","Triple 3-Input Positive-AND Gates datasheet",{"pn_display":67,"pn_norm":67,"package":7,"summary":68},"SN74LS123","Retriggerable Monostable Multivibrators datasheet",{"pn_display":70,"pn_norm":70,"package":7,"summary":71},"SN74LS126A","Quadruple Bus Buffers With 3-State Outputs datasheet (Rev. A)",{"pn_display":73,"pn_norm":73,"package":7,"summary":74},"SN74LS132","Quadruple 2-Input Positive-NAND Schmitt Triggers datasheet",{"pn_display":76,"pn_norm":76,"package":7,"summary":77},"SN74LS136","Quadruple 2-Input Exclusive-OR Gates With Open-Collector Outputs datasheet",{"pn_display":79,"pn_norm":79,"package":7,"summary":80},"SN74LS14","SNx414 and SNx4LS14 Hex Schmitt-Trigger Inverters datasheet (Rev. C)",{"pn_display":82,"pn_norm":82,"package":7,"summary":83},"SN74LS145","BCD to Decimal Decoders\u002FDrivers datasheet (Rev. A)",{"pn_display":85,"pn_norm":85,"package":7,"summary":86},"SN74LS148","SN54147, SN54148, SN54LS147, SN54LS148,SN74147, SN74148 (TIM9907), SN74LS147, SN datasheet (Rev. B)",{"pn_display":88,"pn_norm":88,"package":7,"summary":89},"SN74LS156","Dual 2-Line To 4-Line Decoders\u002FDemultiplexers datasheet",{"pn_display":91,"pn_norm":91,"package":7,"summary":92},"SN74LS158","SN54157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74157, SN74LS157, SN74LS158 datasheet (Rev. A)",{"pn_display":94,"pn_norm":94,"package":7,"summary":95},"SN74LS165A","Parallel-Load 8-Bit Shift Registers datasheet (Rev. D)",{"pn_display":97,"pn_norm":97,"package":7,"summary":98},"SN74LS166A","Parallel-Load 8-Bit Shift Registers datasheet",{"pn_display":100,"pn_norm":100,"package":7,"summary":101},"SN74LS169B","Synchronous 4-Bit Up\u002FDown Binary Counters datasheet",{"pn_display":103,"pn_norm":103,"package":7,"summary":104},"SN74LS173A","4-Bit D-Type Registers With 3-State Outputs datasheet (Rev. A)",{"pn_display":106,"pn_norm":106,"package":7,"summary":107},"SN74LS191","Synchronous Up\u002FDown Counters With Down\u002FUp Mode Control datasheet",[109,112,115,118,121,124,127,130,133,136,138,141],{"pn_display":110,"pn_norm":110,"summary":111},"TPS5430","5.5V 至 36V 输入、3A、500kHz 降压转换器",{"pn_display":113,"pn_norm":113,"summary":114},"TPS5430DDAR","5.5V 至 36V 输入、3A、500kHz 降压转换器（卷带）",{"pn_display":116,"pn_norm":116,"summary":117},"TPS5431","5.5V 至 23V 输入、3A、500kHz 降压转换器",{"pn_display":119,"pn_norm":119,"summary":120},"TLV9064","10MHz 低噪声 RRIO 四路运算放大器",{"pn_display":122,"pn_norm":122,"summary":123},"TLV9062","10MHz 低噪声 RRIO 双路运算放大器",{"pn_display":125,"pn_norm":125,"summary":126},"LM317","1.25V 至 37V 可调、1.5A 三端线性稳压器",{"pn_display":128,"pn_norm":128,"summary":129},"SN65HVD75","3.3V 半双工 RS-485 收发器 20Mbps",{"pn_display":131,"pn_norm":131,"summary":132},"SN65HVD72","3.3V 半双工 RS-485 收发器",{"pn_display":134,"pn_norm":134,"summary":135},"TLV9061","10MHz 低噪声 RRIO 单路运算放大器",{"pn_display":137,"pn_norm":137,"summary":7},"XTR111",{"pn_display":139,"pn_norm":139,"summary":140},"CC1101","Low-Power Sub-1 GHz RF Transceiver datasheet (Rev. I)",{"pn_display":142,"pn_norm":142,"summary":143},"TPS53820","Integrated Step-Down Converter with SVID Interface for Intel® CPU Power Supply datasheet"]