[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:SN74AUP1T02":3},{"part":4,"mfr":13,"docs":19,"aliases":45,"alts":46,"breadcrumbs":47,"related":48,"more_from_mfr":109},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},59052,"SN74AUP1T02",null,"active","Low Power, 1.8\u002F2.5\u002F3.3-V In, 3.3-V CMOS Out, Single 2-Input Positive-NOR Gate datasheet",[],[],"2026-10-11T08:07:24.026Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,27,36],{"id":5,"filename":21,"title":9,"pages":22,"size_bytes":23,"lang":7,"doc_version":7,"published_at":7,"role":24,"outline_count":25,"thumb":26},"TI-SN74AUP1T02.pdf",15,432656,"datasheet",13,"\u002Fthumbs\u002Fcc\u002F47\u002Fcc47f0d8ace50728fa54fe56b8480087f5a1c6d2808d4a707dbd421e8f173062.jpg",{"id":28,"filename":29,"title":30,"pages":31,"size_bytes":32,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":34,"thumb":35},89554,"scea046b.pdf","Understanding Schmitt Triggers (Rev. B)",4,237938,"appnote",0,"\u002Fthumbs\u002F8f\u002Fff\u002F8fff7406704292e8e95ee016654183a6a0cb0fa999cf16bb889805513684965e.jpg",{"id":37,"filename":38,"title":39,"pages":40,"size_bytes":41,"lang":7,"doc_version":7,"published_at":7,"role":42,"outline_count":43,"thumb":44},98626,"sceu017.pdf","5-8-Logic-EVM User's Guide",7,10423090,"user_manual",9,"\u002Fthumbs\u002Fe4\u002F1b\u002Fe41b9cf88555ea07550b1497c6847842ede0a25f2036019997a5a657ffb24193.jpg",[],[],[],[49,52,55,58,61,64,67,71,74,77,80,83,86,89,92,95,98,100,103,106],{"pn_display":50,"pn_norm":50,"package":7,"summary":51},"SN74AUP1G00","Low-Power Single 2-Input Positive-NAND Gate datasheet (Rev. J)",{"pn_display":53,"pn_norm":53,"package":7,"summary":54},"SN74AUP1G02","Low-Power Single 2-Input Positive-NOR Gate datasheet (Rev. I)",{"pn_display":56,"pn_norm":56,"package":7,"summary":57},"SN74AUP1G04","Low-Power Single Inverter Gate datasheet (Rev. K)",{"pn_display":59,"pn_norm":59,"package":7,"summary":60},"SN74AUP1G06","Low-Power Single Inverter With Open-Drain Outputs datasheet (Rev. E)",{"pn_display":62,"pn_norm":62,"package":7,"summary":63},"SN74AUP1G07","Low-Power Single Buffer\u002FDriver With Open-Drain Outputs datasheet (Rev. J)",{"pn_display":65,"pn_norm":65,"package":7,"summary":66},"SN74AUP1G08","Low-Power Single 2-Input Positive-AND Gate datasheet (Rev. Q)",{"pn_display":68,"pn_norm":69,"package":7,"summary":70},"SN74AUP1G08-Q1","SN74AUP1G08Q1","LOW-POWER SINGLE 2-INPUT POSITIVE AND GATE datasheet",{"pn_display":72,"pn_norm":72,"package":7,"summary":73},"SN74AUP1G125","Low-Power Single Bus Buffer Gate With 3-State Output datasheet (Rev. N)",{"pn_display":75,"pn_norm":75,"package":7,"summary":76},"SN74AUP1G126","Low-Power Single Bus Buffer Gate With Tri-State Output datasheet (Rev. G)",{"pn_display":78,"pn_norm":78,"package":7,"summary":79},"SN74AUP1G14","Low-Power Single Schmitt-Trigger Inverter datasheet (Rev. J)",{"pn_display":81,"pn_norm":81,"package":7,"summary":82},"SN74AUP1G17","Low-Power Single Schmitt-Trigger Buffer datasheet (Rev. J)",{"pn_display":84,"pn_norm":85,"package":7,"summary":24},"SN74AUP1G17-EP","SN74AUP1G17EP",{"pn_display":87,"pn_norm":87,"package":7,"summary":88},"SN74AUP1G240","Low-Power Single Inverter With 3-State Output datasheet (Rev. D)",{"pn_display":90,"pn_norm":90,"package":7,"summary":91},"SN74AUP1G32","Low-Power Single 2-Input Positive-OR Gate datasheet (Rev. K)",{"pn_display":93,"pn_norm":93,"package":7,"summary":94},"SN74AUP1G34","Low-Power Single Buffer Gate datasheet (Rev. K)",{"pn_display":96,"pn_norm":96,"package":7,"summary":97},"SN74AUP1G57","Low-Power Configurable Multiple-Function Gate datasheet (Rev. J)",{"pn_display":99,"pn_norm":99,"package":7,"summary":97},"SN74AUP1G58",{"pn_display":101,"pn_norm":101,"package":7,"summary":102},"SN74AUP1G74","Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset datasheet (Rev. D)",{"pn_display":104,"pn_norm":104,"package":7,"summary":105},"SN74AUP1G79","Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop datasheet (Rev. I)",{"pn_display":107,"pn_norm":107,"package":7,"summary":108},"SN74AUP1G80","Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop datasheet (Rev. F)",[110,113,116,119,122,125,128,131,134,137,139,142],{"pn_display":111,"pn_norm":111,"summary":112},"TPS5430","5.5V 至 36V 输入、3A、500kHz 降压转换器",{"pn_display":114,"pn_norm":114,"summary":115},"TPS5430DDAR","5.5V 至 36V 输入、3A、500kHz 降压转换器（卷带）",{"pn_display":117,"pn_norm":117,"summary":118},"TPS5431","5.5V 至 23V 输入、3A、500kHz 降压转换器",{"pn_display":120,"pn_norm":120,"summary":121},"TLV9064","10MHz 低噪声 RRIO 四路运算放大器",{"pn_display":123,"pn_norm":123,"summary":124},"TLV9062","10MHz 低噪声 RRIO 双路运算放大器",{"pn_display":126,"pn_norm":126,"summary":127},"LM317","1.25V 至 37V 可调、1.5A 三端线性稳压器",{"pn_display":129,"pn_norm":129,"summary":130},"SN65HVD75","3.3V 半双工 RS-485 收发器 20Mbps",{"pn_display":132,"pn_norm":132,"summary":133},"SN65HVD72","3.3V 半双工 RS-485 收发器",{"pn_display":135,"pn_norm":135,"summary":136},"TLV9061","10MHz 低噪声 RRIO 单路运算放大器",{"pn_display":138,"pn_norm":138,"summary":7},"XTR111",{"pn_display":140,"pn_norm":140,"summary":141},"CC1101","Low-Power Sub-1 GHz RF Transceiver datasheet (Rev. I)",{"pn_display":143,"pn_norm":143,"summary":144},"TPS53820","Integrated Step-Down Converter with SVID Interface for Intel® CPU Power Supply datasheet"]