[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:SN74ACT08":3},{"part":4,"mfr":13,"docs":19,"aliases":50,"alts":51,"breadcrumbs":52,"related":53,"more_from_mfr":114},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},58513,"SN74ACT08",null,"active","SNx4ACT08 Quadruple 2-Input Positive-AND Gates datasheet (Rev. E)",[],[],"2026-10-11T08:03:11.979Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,27,36,44],{"id":5,"filename":21,"title":9,"pages":22,"size_bytes":23,"lang":7,"doc_version":7,"published_at":7,"role":24,"outline_count":25,"thumb":26},"TI-SN74ACT08.pdf",37,2869541,"datasheet",30,"\u002Fthumbs\u002F79\u002F7a\u002F797ad50f5554def5bfa5dae56ec02df672e7f1ff0b0f434532908930665a28f9.jpg",{"id":28,"filename":29,"title":30,"pages":31,"size_bytes":32,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":34,"thumb":35},89598,"scea130.pdf","Optimizing Optical Network Terminal Units With Logic",4,366714,"appnote",0,"\u002Fthumbs\u002Fc2\u002Ff8\u002Fc2f88ddd562b1b49fa335562fec079ec35988168c51bb021e9c8b25e086c1928.jpg",{"id":37,"filename":38,"title":39,"pages":40,"size_bytes":41,"lang":7,"doc_version":7,"published_at":7,"role":42,"outline_count":40,"thumb":43},98624,"sceu014b.pdf","14-24-Logic-EVM User's Guide (Rev. B)",13,808184,"user_manual","\u002Fthumbs\u002Fa0\u002F07\u002Fa0076856d23807db5a680ad8a737ba67534ff2b90a080c5a4e271ca6a4c88d38.jpg",{"id":45,"filename":46,"title":47,"pages":40,"size_bytes":48,"lang":7,"doc_version":7,"published_at":7,"role":42,"outline_count":40,"thumb":49},98630,"sceu022a.pdf","14-24-NL-Logic-EVM Evaluation Module (Rev. A)",769557,"\u002Fthumbs\u002Ff3\u002F75\u002Ff375c9fca863392e2bddcd781c771bb72da74b28347e57d7eb6b9aa5b3b83fae.jpg",[],[],[],[54,57,61,64,67,70,73,75,78,81,85,88,91,94,97,100,103,106,109,112],{"pn_display":55,"pn_norm":55,"package":7,"summary":56},"SN74ABT125","SN54ABT125, SN74ABT125 datasheet (Rev. I)",{"pn_display":58,"pn_norm":59,"package":7,"summary":60},"SN74ABT125Q-Q1","SN74ABT125QQ1","Quadruple Bus Buffer Gate With 3-State Outputs datasheet (Rev. B)",{"pn_display":62,"pn_norm":62,"package":7,"summary":63},"SN74ABT126","SN54ABT126, SN74ABT126 datasheet (Rev. H)",{"pn_display":65,"pn_norm":65,"package":7,"summary":66},"SN74ABT162244","SN54ABT162244, SN74ABT162244 datasheet (Rev. E)",{"pn_display":68,"pn_norm":68,"package":7,"summary":69},"SN74ABT162245","SN54ABT162245, SN74ABT162245 datasheet (Rev. F)",{"pn_display":71,"pn_norm":71,"package":7,"summary":72},"SN74ABT16240A","16-Bit Buffers\u002FDrivers With 3-State Outputs datasheet (Rev. G)",{"pn_display":74,"pn_norm":74,"package":7,"summary":72},"SN74ABT16241A",{"pn_display":76,"pn_norm":76,"package":7,"summary":77},"SN74ABT16244A","SN54ABT16244, SN74ABT16244A datasheet (Rev. H)",{"pn_display":79,"pn_norm":79,"package":7,"summary":80},"SN74ABT16245A","SN54ABT16245A, SN74ABT16245A datasheet (Rev. G)",{"pn_display":82,"pn_norm":83,"package":7,"summary":84},"SN74ABT16245A-EP","SN74ABT16245AEP","datasheet (Rev. B)",{"pn_display":86,"pn_norm":86,"package":7,"summary":87},"SN74ABT162500","18-Bit Universal Bus Transceivers With 3-State Outputs datasheet (Rev. E)",{"pn_display":89,"pn_norm":89,"package":7,"summary":90},"SN74ABT162601","18-Bit Universal Bus Transceivers With 3-State Outputs datasheet (Rev. G)",{"pn_display":92,"pn_norm":92,"package":7,"summary":93},"SN74ABT162823A","SN54ABT162823A, SN74ABT162823A datasheet (Rev. B)",{"pn_display":95,"pn_norm":95,"package":7,"summary":96},"SN74ABT162827A","SN54ABT162827A, SN74ABT162827A datasheet (Rev. F)",{"pn_display":98,"pn_norm":98,"package":7,"summary":99},"SN74ABT162841","SN54ABT162841, SN74ABT162841 datasheet (Rev. C)",{"pn_display":101,"pn_norm":101,"package":7,"summary":102},"SN74ABT16373A","16-Bit Transparent D-Type Latches With 3-State Outputs datasheet (Rev. C)",{"pn_display":104,"pn_norm":105,"package":7,"summary":24},"SN74ABT16373A-EP","SN74ABT16373AEP",{"pn_display":107,"pn_norm":107,"package":7,"summary":108},"SN74ABT16374A","16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs datasheet (Rev. C)",{"pn_display":110,"pn_norm":110,"package":7,"summary":111},"SN74ABT16470","16-Bit Registered Transceivers With 3-State Outputs datasheet (Rev. E)",{"pn_display":113,"pn_norm":113,"package":7,"summary":90},"SN74ABT16500B",[115,118,121,124,127,130,133,136,139,142,144,147],{"pn_display":116,"pn_norm":116,"summary":117},"TPS5430","5.5V 至 36V 输入、3A、500kHz 降压转换器",{"pn_display":119,"pn_norm":119,"summary":120},"TPS5430DDAR","5.5V 至 36V 输入、3A、500kHz 降压转换器（卷带）",{"pn_display":122,"pn_norm":122,"summary":123},"TPS5431","5.5V 至 23V 输入、3A、500kHz 降压转换器",{"pn_display":125,"pn_norm":125,"summary":126},"TLV9064","10MHz 低噪声 RRIO 四路运算放大器",{"pn_display":128,"pn_norm":128,"summary":129},"TLV9062","10MHz 低噪声 RRIO 双路运算放大器",{"pn_display":131,"pn_norm":131,"summary":132},"LM317","1.25V 至 37V 可调、1.5A 三端线性稳压器",{"pn_display":134,"pn_norm":134,"summary":135},"SN65HVD75","3.3V 半双工 RS-485 收发器 20Mbps",{"pn_display":137,"pn_norm":137,"summary":138},"SN65HVD72","3.3V 半双工 RS-485 收发器",{"pn_display":140,"pn_norm":140,"summary":141},"TLV9061","10MHz 低噪声 RRIO 单路运算放大器",{"pn_display":143,"pn_norm":143,"summary":7},"XTR111",{"pn_display":145,"pn_norm":145,"summary":146},"CC1101","Low-Power Sub-1 GHz RF Transceiver datasheet (Rev. I)",{"pn_display":148,"pn_norm":148,"summary":149},"TPS53820","Integrated Step-Down Converter with SVID Interface for Intel® CPU Power Supply datasheet"]