[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:CDCVF2510":3},{"part":4,"mfr":13,"docs":19,"aliases":36,"alts":37,"breadcrumbs":38,"related":39,"more_from_mfr":77},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},53754,"CDCVF2510",null,"active","3.3-V Phase-Lock Loop Clock Driver datasheet (Rev. C)",[],[],"2026-10-11T07:22:26.557Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,27],{"id":5,"filename":21,"title":9,"pages":22,"size_bytes":23,"lang":7,"doc_version":7,"published_at":7,"role":24,"outline_count":25,"thumb":26},"TI-CDCVF2510.pdf",17,428316,"datasheet",9,"\u002Fthumbs\u002F8c\u002Fd1\u002F8cd1eeafec24e3fee69808971c5ea247246af3e2e28f018b194677c29d38c64f.jpg",{"id":28,"filename":29,"title":30,"pages":31,"size_bytes":32,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":34,"thumb":35},89388,"scaa072.pdf","Generating Early Clock using TI's CDCVF2509\u002FCDCVF2510 PLLs",5,70611,"appnote",6,"\u002Fthumbs\u002F28\u002F8c\u002F288ccf9477fdce0ebe1f54fab3d3f158b6dbdf8517a8835dfb1bb919914d4cf6.jpg",[],[],[],[40,43,46,50,53,57,60,63,66,68,71,74],{"pn_display":41,"pn_norm":41,"package":7,"summary":42},"CDCVF111","1:9 Differential LVPECL Clock Driver datasheet (Rev. B)",{"pn_display":44,"pn_norm":44,"package":7,"summary":45},"CDCVF2310","2.5-V to 3.3-V High-Performance Clock Buffer datasheet (Rev. D)",{"pn_display":47,"pn_norm":48,"package":7,"summary":49},"CDCVF2310-EP","CDCVF2310EP","2.5-V to 3.3-V High Performance Clock Buffer datasheet",{"pn_display":51,"pn_norm":51,"package":7,"summary":52},"CDCVF2505","3.3-V Clock Phase-Lock Loop Clock Driver datasheet (Rev. G)",{"pn_display":54,"pn_norm":55,"package":7,"summary":56},"CDCVF2505-Q1","CDCVF2505Q1","3.3-V Clock Phase-Locked Loop Clock Driver datasheet",{"pn_display":58,"pn_norm":58,"package":7,"summary":59},"CDCVF25081","3.3-V Phased-Lock Loop Clock Driver datasheet (Rev. B)",{"pn_display":61,"pn_norm":61,"package":7,"summary":62},"CDCVF25084","3.3V Phased-Lock Loop Clock Driver datasheet (Rev. A)",{"pn_display":64,"pn_norm":64,"package":7,"summary":65},"CDCVF2509","3.3V Phase-Lock Loop Clock Driver datasheet (Rev. E)",{"pn_display":67,"pn_norm":67,"package":7,"summary":9},"CDCVF2510A",{"pn_display":69,"pn_norm":69,"package":7,"summary":70},"CDCVF310","2.5-V to 3.3-V High-Performance Clock Buffer datasheet (Rev. B)",{"pn_display":72,"pn_norm":72,"package":7,"summary":73},"CDCVF855","1.5-V Phase-Lock Loop Clock Driver datasheet (Rev. A)",{"pn_display":75,"pn_norm":75,"package":7,"summary":76},"CDCVF857","2.5V Phase-Lock Loop Clock Driver datasheet (Rev. F)",[78,81,84,87,90,93,96,99,102,105,107,110],{"pn_display":79,"pn_norm":79,"summary":80},"TPS5430","5.5V 至 36V 输入、3A、500kHz 降压转换器",{"pn_display":82,"pn_norm":82,"summary":83},"TPS5430DDAR","5.5V 至 36V 输入、3A、500kHz 降压转换器（卷带）",{"pn_display":85,"pn_norm":85,"summary":86},"TPS5431","5.5V 至 23V 输入、3A、500kHz 降压转换器",{"pn_display":88,"pn_norm":88,"summary":89},"TLV9064","10MHz 低噪声 RRIO 四路运算放大器",{"pn_display":91,"pn_norm":91,"summary":92},"TLV9062","10MHz 低噪声 RRIO 双路运算放大器",{"pn_display":94,"pn_norm":94,"summary":95},"LM317","1.25V 至 37V 可调、1.5A 三端线性稳压器",{"pn_display":97,"pn_norm":97,"summary":98},"SN65HVD75","3.3V 半双工 RS-485 收发器 20Mbps",{"pn_display":100,"pn_norm":100,"summary":101},"SN65HVD72","3.3V 半双工 RS-485 收发器",{"pn_display":103,"pn_norm":103,"summary":104},"TLV9061","10MHz 低噪声 RRIO 单路运算放大器",{"pn_display":106,"pn_norm":106,"summary":7},"XTR111",{"pn_display":108,"pn_norm":108,"summary":109},"CC1101","Low-Power Sub-1 GHz RF Transceiver datasheet (Rev. I)",{"pn_display":111,"pn_norm":111,"summary":112},"TPS53820","Integrated Step-Down Converter with SVID Interface for Intel® CPU Power Supply datasheet"]