[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:ti:CD74HCT74":3},{"part":4,"mfr":13,"docs":19,"aliases":44,"alts":45,"breadcrumbs":46,"related":47,"more_from_mfr":112},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":11,"pins":7,"updated_at":12,"category_name":7,"category_name_en":7,"category_path":7},53634,"CD74HCT74",null,"active","CD54HCT74, CD74HCT74 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger datasheet",[],[],"2026-10-11T07:22:00.199Z",{"slug":14,"name_en":15,"name_cn":16,"website":17,"is_domestic":18},"ti","Texas Instruments","德州仪器","https:\u002F\u002Fwww.ti.com",false,[20,27,36],{"id":5,"filename":21,"title":9,"pages":22,"size_bytes":23,"lang":7,"doc_version":7,"published_at":7,"role":24,"outline_count":25,"thumb":26},"TI-CD74HCT74.pdf",28,1258183,"datasheet",47,"\u002Fthumbs\u002Fb6\u002F84\u002Fb68442e945cd3153294d4e16a239a5999fa1eae7dd994a6b3397d27f809e8161.jpg",{"id":28,"filename":29,"title":30,"pages":31,"size_bytes":32,"lang":7,"doc_version":7,"published_at":7,"role":33,"outline_count":34,"thumb":35},89616,"scha005b.pdf","Power-Up Behavior of Clocked Devices (Rev. B)",4,223663,"appnote",8,"\u002Fthumbs\u002F37\u002F99\u002F3799e3efb55ffe78abf559b415f582b8cfc03e010f270d3d40de26ccdf57952f.jpg",{"id":37,"filename":38,"title":39,"pages":40,"size_bytes":41,"lang":7,"doc_version":7,"published_at":7,"role":42,"outline_count":40,"thumb":43},98624,"sceu014b.pdf","14-24-Logic-EVM User's Guide (Rev. B)",13,808184,"user_manual","\u002Fthumbs\u002Fa0\u002F07\u002Fa0076856d23807db5a680ad8a737ba67534ff2b90a080c5a4e271ca6a4c88d38.jpg",[],[],[],[48,51,54,57,60,63,67,71,74,77,80,84,87,90,94,97,100,103,106,109],{"pn_display":49,"pn_norm":49,"package":7,"summary":50},"CD74HC00","CDx4HC00 Quadruple 2-Input NAND Gates datasheet (Rev. D)",{"pn_display":52,"pn_norm":52,"package":7,"summary":53},"CD74HC02","CDx4HC02 Quadruple 2-Input NAND Gates datasheet (Rev. D)",{"pn_display":55,"pn_norm":55,"package":7,"summary":56},"CD74HC03","CD54HC03, CD74HC03, CD54HCT03, CD74HCT03 datasheet (Rev. D)",{"pn_display":58,"pn_norm":58,"package":7,"summary":59},"CD74HC04","CDx4HC04 Hex Inverters datasheet (Rev. F)",{"pn_display":61,"pn_norm":61,"package":7,"summary":62},"CD74HC08","CDx4HC08 Quadruple 2-Input AND Gates datasheet (Rev. D)",{"pn_display":64,"pn_norm":65,"package":7,"summary":66},"CD74HC08-EP","CD74HC08EP","datasheet (Rev. B)",{"pn_display":68,"pn_norm":69,"package":7,"summary":70},"CD74HC08-Q1","CD74HC08Q1","Automotive Quadruple 2-Input AND Gates datasheet (Rev. B)",{"pn_display":72,"pn_norm":72,"package":7,"summary":73},"CD74HC10","CDx4HC10 Triple 3-Input NAND Gates datasheet (Rev. D)",{"pn_display":75,"pn_norm":75,"package":7,"summary":76},"CD74HC11","CDx4HC11 Triple 3-Input AND Gates datasheet (Rev. F)",{"pn_display":78,"pn_norm":78,"package":7,"summary":79},"CD74HC125","CDx4HC125 Quadruple Buffers with 3-State Outputs datasheet (Rev. D)",{"pn_display":81,"pn_norm":82,"package":7,"summary":83},"CD74HC125-Q1","CD74HC125Q1","Automotive Quadruple Buffers with 3-State Outputs datasheet (Rev. B)",{"pn_display":85,"pn_norm":85,"package":7,"summary":86},"CD74HC126","CDx4HC126 Quadruple Buffers with 3-State Outputs datasheet (Rev. D)",{"pn_display":88,"pn_norm":88,"package":7,"summary":89},"CD74HC132","CDx4HC132 Quadruple 2-Input NAND Gates with Schmitt-Trigger Inputs datasheet (Rev. F)",{"pn_display":91,"pn_norm":92,"package":7,"summary":93},"CD74HC138-Q1","CD74HC138Q1","High-Speed CMOS Logic 3- to 8-Line Inverting Decoder\u002FDemultiplexer datasheet (Rev. A)",{"pn_display":95,"pn_norm":95,"package":7,"summary":96},"CD74HC14","CDx4HC14 Hex Inverters with Schmitt-Trigger Inputs datasheet (Rev. G)",{"pn_display":98,"pn_norm":98,"package":7,"summary":99},"CD74HC195","CD54HC195, CD74HC195 datasheet (Rev. E)",{"pn_display":101,"pn_norm":101,"package":7,"summary":102},"CD74HC20","CDx4HC20 Dual 4-Input NAND Gates datasheet (Rev. D)",{"pn_display":104,"pn_norm":104,"package":7,"summary":105},"CD74HC21","CDx4HC21 Dual 4-Input AND Gates datasheet (Rev. D)",{"pn_display":107,"pn_norm":107,"package":7,"summary":108},"CD74HC27","CDx4HC27 Triple 3-Input NOR Gates datasheet (Rev. D)",{"pn_display":110,"pn_norm":110,"package":7,"summary":111},"CD74HC30","CDx4HC30 Single 8-Input NAND Gate datasheet (Rev. E)",[113,116,119,122,125,128,131,134,137,140,142,145],{"pn_display":114,"pn_norm":114,"summary":115},"TPS5430","5.5V 至 36V 输入、3A、500kHz 降压转换器",{"pn_display":117,"pn_norm":117,"summary":118},"TPS5430DDAR","5.5V 至 36V 输入、3A、500kHz 降压转换器（卷带）",{"pn_display":120,"pn_norm":120,"summary":121},"TPS5431","5.5V 至 23V 输入、3A、500kHz 降压转换器",{"pn_display":123,"pn_norm":123,"summary":124},"TLV9064","10MHz 低噪声 RRIO 四路运算放大器",{"pn_display":126,"pn_norm":126,"summary":127},"TLV9062","10MHz 低噪声 RRIO 双路运算放大器",{"pn_display":129,"pn_norm":129,"summary":130},"LM317","1.25V 至 37V 可调、1.5A 三端线性稳压器",{"pn_display":132,"pn_norm":132,"summary":133},"SN65HVD75","3.3V 半双工 RS-485 收发器 20Mbps",{"pn_display":135,"pn_norm":135,"summary":136},"SN65HVD72","3.3V 半双工 RS-485 收发器",{"pn_display":138,"pn_norm":138,"summary":139},"TLV9061","10MHz 低噪声 RRIO 单路运算放大器",{"pn_display":141,"pn_norm":141,"summary":7},"XTR111",{"pn_display":143,"pn_norm":143,"summary":144},"CC1101","Low-Power Sub-1 GHz RF Transceiver datasheet (Rev. I)",{"pn_display":146,"pn_norm":146,"summary":147},"TPS53820","Integrated Step-Down Converter with SVID Interface for Intel® CPU Power Supply datasheet"]