[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:st:74LCX374":3},{"part":4,"mfr":19,"docs":25,"aliases":33,"alts":34,"breadcrumbs":35,"related":41,"more_from_mfr":95},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":7,"lifecycle":8,"summary":9,"params":10,"features":14,"pins":7,"updated_at":15,"category_name":16,"category_name_en":17,"category_path":18},537,"74LCX374",null,"active","Octal D-type flip flop non-inverting (3-state) with 5V tolerant inputs and outputs",[11],[12,13],"输入电压","0 ~ 5.5 V",[],"2026-10-10T13:01:01.608Z","逻辑门 \u002F 触发器","Logic Gates \u002F Flip-Flops","logic.gate",{"slug":20,"name_en":21,"name_cn":22,"website":23,"is_domestic":24},"st","STMicroelectronics","意法半导体","https:\u002F\u002Fwww.st.com",false,[26],{"id":5,"filename":27,"title":9,"pages":28,"size_bytes":29,"lang":7,"doc_version":7,"published_at":7,"role":30,"outline_count":31,"thumb":32},"ST-74LCX374.pdf",13,269585,"datasheet",16,"\u002Fthumbs\u002F4b\u002Fa6\u002F4ba692493c318c07892abb8868429828b615ec740b1a3a7023c6848915251a98.jpg",[],[],[36,40],{"name":37,"name_en":38,"path":39},"逻辑 \u002F 模拟开关","Logic \u002F Analog Switches","logic",{"name":16,"name_en":17,"path":18},[42,46,49,52,55,59,63,66,69,72,75,78,81,85,87,89,92],{"pn_display":43,"pn_norm":43,"package":44,"summary":45},"74LCX00","SO-14","Low-voltage CMOS quad dual input NAND gate with 5 V tolerant inputs",{"pn_display":47,"pn_norm":47,"package":44,"summary":48},"74LCX02","Low voltage CMOS quad 2-input NOR gate with 5 V tolerant inputs",{"pn_display":50,"pn_norm":50,"package":44,"summary":51},"74LCX04","Low voltage CMOS hex inverter with 5 V tolerant inputs",{"pn_display":53,"pn_norm":53,"package":44,"summary":54},"74LCX07","Low-voltage CMOS hex buffer (open drain) with 5 V tolerant inputs",{"pn_display":56,"pn_norm":56,"package":57,"summary":58},"74LCX125","TSSOP14","Low-voltage CMOS quad bus buffer (3-state) with 5 V tolerant inputs and outputs",{"pn_display":60,"pn_norm":60,"package":61,"summary":62},"74LCX138","SO-16","Low voltage CMOS 3 to 8 line decoder (inverter) with 5 V tolerant inputs",{"pn_display":64,"pn_norm":64,"package":61,"summary":65},"74LCX139","Low voltage CMOS dual 2 to 4 decoder \u002F demultiplexer",{"pn_display":67,"pn_norm":67,"package":44,"summary":68},"74LCX14","Low voltage CMOS hex Schmitt inverter with 5 V tolerant inputs",{"pn_display":70,"pn_norm":70,"package":61,"summary":71},"74LCX157","Low voltage CMOS Quad 2 channel multiplexer with 5V tolerant inputs",{"pn_display":73,"pn_norm":73,"package":7,"summary":74},"74LCX257","Low voltage CMOS quad 2 channel multiplexer with 5V tolerant inputs and outputs (3-state)",{"pn_display":76,"pn_norm":76,"package":44,"summary":77},"74LCX32","Low voltage CMOS 2-input OR gate with 5 V tolerant inputs",{"pn_display":79,"pn_norm":79,"package":7,"summary":80},"74LCX373","Octal D-type latch non-inverting (3-state) with 5V tolerant inputs and outputs",{"pn_display":82,"pn_norm":82,"package":83,"summary":84},"74LCX541","SO-20","Low voltage CMOS octal bus buffer (3-state) with 5V tolerant inputs and outputs",{"pn_display":86,"pn_norm":86,"package":7,"summary":80},"74LCX573",{"pn_display":88,"pn_norm":88,"package":7,"summary":9},"74LCX574",{"pn_display":90,"pn_norm":90,"package":44,"summary":91},"74LCX74","Low voltage CMOS dual D-type flip flop with 5 V tolerant inputs",{"pn_display":93,"pn_norm":93,"package":44,"summary":94},"74LCX86","Low voltage CMOS quad exclusive OR gate with 5 V tolerant inputs",[96,99,102],{"pn_display":97,"pn_norm":97,"summary":98},"54VCXH162374","Rad hard low voltage CMOS 16-bit d-type latch (3-state)",{"pn_display":100,"pn_norm":100,"summary":101},"54VCXH162373","Rad hard low voltage CMOS 16-bit D-type latch (3-state)",{"pn_display":103,"pn_norm":103,"summary":104},"74LVX20","Low voltage CMOS dual 4-input NAND gate with 5 V tolerant inputs"]