[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:nxp:GTL2010":3},{"part":4,"mfr":19,"docs":25,"aliases":34,"alts":40,"breadcrumbs":41,"related":47,"more_from_mfr":90},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":8,"lifecycle":9,"summary":10,"params":11,"features":14,"pins":7,"updated_at":15,"category_name":16,"category_name_en":17,"category_path":18},11933,"GTL2010",null,"TSSOP24","active","10-bit bidirectional low voltage translator",[12],[13,8],"封装",[],"2026-10-10T13:01:01.608Z","电平转换 \u002F 缓冲","Level Translators \u002F Buffers","logic.level",{"slug":20,"name_en":21,"name_cn":22,"website":23,"is_domestic":24},"nxp","NXP","恩智浦","https:\u002F\u002Fwww.nxp.com",false,[26],{"id":5,"filename":27,"title":28,"pages":29,"size_bytes":30,"lang":7,"doc_version":7,"published_at":7,"role":31,"outline_count":32,"thumb":33},"NXP-GTL2010.pdf","GTL2010 10-bit bidirectional low voltage translator",20,120111,"datasheet",38,"\u002Fthumbs\u002F4c\u002F31\u002F4c315934259754c1db3f0b74b0ef75840a1ba69d796215f89f9e7b49129d4b33.jpg",[35,38],{"alias_norm":36,"kind":37},"GTL2010BS","order",{"alias_norm":39,"kind":37},"GTL2010PW",[],[42,46],{"name":43,"name_en":44,"path":45},"逻辑 \u002F 模拟开关","Logic \u002F Analog Switches","logic",{"name":16,"name_en":17,"path":18},[48,52,56,60,64,68,71,74,78,81,84,87],{"pn_display":49,"pn_norm":49,"package":50,"summary":51},"GTL2000","SSOP48","22-bit bi-directional low voltage translator",{"pn_display":53,"pn_norm":53,"package":54,"summary":55},"GTL2002","SO8","2-bit bidirectional low voltage translator",{"pn_display":57,"pn_norm":57,"package":58,"summary":59},"GTL2003","TSSOP20","8-bit bidirectional low voltage translator",{"pn_display":61,"pn_norm":61,"package":62,"summary":63},"GTL2005","TSSOP14","Quad GTL\u002FGTL+ to LVTTL\u002FTTL bidirectional non-latched translator",{"pn_display":65,"pn_norm":65,"package":66,"summary":67},"GTL2006","TSSOP28","13-bit GTL–\u002FGTL\u002FGTL+ to LVTTL translator",{"pn_display":69,"pn_norm":69,"package":66,"summary":70},"GTL2007","12-bit GTL to LVTTL translator with power good control",{"pn_display":72,"pn_norm":72,"package":7,"summary":73},"GTL2008","12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL outputs",{"pn_display":75,"pn_norm":75,"package":76,"summary":77},"GTL2012","TSSOP8","2-bit LVTTL to GTL transceiver",{"pn_display":79,"pn_norm":79,"package":62,"summary":80},"GTL2014","4-bit LVTTL to GTL transceiver",{"pn_display":82,"pn_norm":82,"package":8,"summary":83},"GTL2018","8-bit LVTTL to GTL transceiver",{"pn_display":85,"pn_norm":85,"package":62,"summary":86},"GTL2034","4-bit GTL to GTL buffer",{"pn_display":88,"pn_norm":88,"package":66,"summary":89},"GTL2107","12-bit GTL−\u002FGTL\u002FGTL+ to LVTTL translator",[91,94,97,100,103,106,109,112,115,118],{"pn_display":92,"pn_norm":92,"summary":93},"NTB0101","Q100 Dual supply translating transceiver; auto direction sensing; 3-state",{"pn_display":95,"pn_norm":95,"summary":96},"NTB0102","Dual supply translating transceiver; auto direction sensing; 3-state",{"pn_display":98,"pn_norm":98,"summary":99},"NTS0103","Dual supply translating transceiver; open drain; auto direction sensing",{"pn_display":101,"pn_norm":101,"summary":102},"NVT2001","Bidirectional voltage level translator for open-drain and push-pull data sheet",{"pn_display":104,"pn_norm":104,"summary":105},"P3A1604UK","4-bit Dual Supply Translating Transceiver; Auto Direction Sensing",{"pn_display":107,"pn_norm":107,"summary":108},"P3S0210BQ","Dual bidirectional I3C-bus, 1:2 and 2:1 switch, and voltage data sheet",{"pn_display":110,"pn_norm":110,"summary":111},"PCA9600","Dual Bidirectional Bus Buffer",{"pn_display":113,"pn_norm":113,"summary":114},"PCA9601","Dual bidirectional bus buffer",{"pn_display":116,"pn_norm":116,"summary":117},"PCA9616","3-channel multipoint Fast-mode Plus differential I2C-bus buffer with hot-swap logic",{"pn_display":119,"pn_norm":119,"summary":120},"PCK2001","14.318–150 MHz I2C 1:18 clock buffer"]