[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"part:nxp:GTL2002":3},{"part":4,"mfr":19,"docs":25,"aliases":34,"alts":46,"breadcrumbs":47,"related":53,"more_from_mfr":96},{"id":5,"pn":6,"pn_norm":6,"series":7,"package":8,"lifecycle":9,"summary":10,"params":11,"features":14,"pins":7,"updated_at":15,"category_name":16,"category_name_en":17,"category_path":18},11927,"GTL2002",null,"SO8","active","2-bit bidirectional low voltage translator",[12],[13,8],"封装",[],"2026-10-10T13:01:01.608Z","电平转换 \u002F 缓冲","Level Translators \u002F Buffers","logic.level",{"slug":20,"name_en":21,"name_cn":22,"website":23,"is_domestic":24},"nxp","NXP","恩智浦","https:\u002F\u002Fwww.nxp.com",false,[26],{"id":5,"filename":27,"title":28,"pages":29,"size_bytes":30,"lang":7,"doc_version":7,"published_at":7,"role":31,"outline_count":32,"thumb":33},"NXP-GTL2002.pdf","GTL2002 2-bit bidirectional low voltage translator",27,457187,"datasheet",39,"\u002Fthumbs\u002Fe1\u002Fcc\u002Fe1cc8e423f904b42b2fffb306840ef9176ca4b7d504711a9f23db2af1484251e.jpg",[35,38,40,42,44],{"alias_norm":36,"kind":37},"GTL2002D","order",{"alias_norm":39,"kind":37},"GTL2002DC",{"alias_norm":41,"kind":37},"GTL2002DP",{"alias_norm":43,"kind":37},"GTL2002DPQ900",{"alias_norm":45,"kind":37},"GTL2002GM",[],[48,52],{"name":49,"name_en":50,"path":51},"逻辑 \u002F 模拟开关","Logic \u002F Analog Switches","logic",{"name":16,"name_en":17,"path":18},[54,58,62,66,70,73,76,80,84,87,90,93],{"pn_display":55,"pn_norm":55,"package":56,"summary":57},"GTL2000","SSOP48","22-bit bi-directional low voltage translator",{"pn_display":59,"pn_norm":59,"package":60,"summary":61},"GTL2003","TSSOP20","8-bit bidirectional low voltage translator",{"pn_display":63,"pn_norm":63,"package":64,"summary":65},"GTL2005","TSSOP14","Quad GTL\u002FGTL+ to LVTTL\u002FTTL bidirectional non-latched translator",{"pn_display":67,"pn_norm":67,"package":68,"summary":69},"GTL2006","TSSOP28","13-bit GTL–\u002FGTL\u002FGTL+ to LVTTL translator",{"pn_display":71,"pn_norm":71,"package":68,"summary":72},"GTL2007","12-bit GTL to LVTTL translator with power good control",{"pn_display":74,"pn_norm":74,"package":7,"summary":75},"GTL2008","12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL outputs",{"pn_display":77,"pn_norm":77,"package":78,"summary":79},"GTL2010","TSSOP24","10-bit bidirectional low voltage translator",{"pn_display":81,"pn_norm":81,"package":82,"summary":83},"GTL2012","TSSOP8","2-bit LVTTL to GTL transceiver",{"pn_display":85,"pn_norm":85,"package":64,"summary":86},"GTL2014","4-bit LVTTL to GTL transceiver",{"pn_display":88,"pn_norm":88,"package":78,"summary":89},"GTL2018","8-bit LVTTL to GTL transceiver",{"pn_display":91,"pn_norm":91,"package":64,"summary":92},"GTL2034","4-bit GTL to GTL buffer",{"pn_display":94,"pn_norm":94,"package":68,"summary":95},"GTL2107","12-bit GTL−\u002FGTL\u002FGTL+ to LVTTL translator",[97,100,102,105,108,111,114,117,120,123,126],{"pn_display":98,"pn_norm":98,"summary":99},"PCK2002P","533 MHz PCI-X clock buffer",{"pn_display":101,"pn_norm":101,"summary":99},"PCK2002PL",{"pn_display":103,"pn_norm":103,"summary":104},"NTS0103","Dual supply translating transceiver; open drain; auto direction sensing",{"pn_display":106,"pn_norm":106,"summary":107},"P3S0210BQ","Dual bidirectional I3C-bus, 1:2 and 2:1 switch, and voltage data sheet",{"pn_display":109,"pn_norm":109,"summary":110},"PCA9601","Dual bidirectional bus buffer",{"pn_display":112,"pn_norm":112,"summary":113},"PTN3360A","Enhanced performance HDMI\u002FDVI level shifter with inverting HPD",{"pn_display":115,"pn_norm":115,"summary":116},"SSTU32864","1.8 V configurable registered buffer for DDR2 RDIMM applications",{"pn_display":118,"pn_norm":118,"summary":119},"SSTUA32864","1.8 V configurable registered buffer for DDR2-667 RDIMM applications",{"pn_display":121,"pn_norm":121,"summary":122},"SSTUB32868","1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications",{"pn_display":124,"pn_norm":124,"summary":125},"SSTUG32865","1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-1G RDIMM applications",{"pn_display":127,"pn_norm":127,"summary":128},"SSTUG32866","1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications"]